Ask Question
16 January, 20:45

We have a combinatorial logic function that can be decomposed into three steps each with the indicated delay with a resulting clock speed of 5.26 GHz.

1. 65ps

2. 45ps

3. 60ps

4. Reg 20ps

Assume we further pipeline this logic by adding just one additional register between the first two or last two stages of combinatorial logic. What would be the highest resulting clock speed we could achieve in GHz?

We have a combinatorial logic function that can be decomposed into three steps each with the indicated delay with a resulting clock speed of 4.76 GHz.

1. 65ps

2. 55ps

3. 70ps

4. Reg 20ps

Assume we further pipeline this logic by adding just one additional register between the first two or last two stages of combinatorial logic. What would be the highest resulting clock speed we could achieve in GHzi?

+5
Answers (1)
  1. 16 January, 22:43
    0
    1. 11.77 GHz

    2. 11.11 GHz

    Explanation:

    1.

    From the given information;

    the highest resulting clock speed we could achieve in GHz is calculated as follows:

    Using the formula:

    highest resulting clock speed = 1/max (stage, stage, stage, stage) + register delay)

    highest resulting clock speed = 1/max (65ps, 45ps, 60 ps) + 20ps)

    highest resulting clock speed = 1 / (65 + 20) ps

    highest resulting clock speed = 1/85 ps

    highest resulting clock speed = 0.01176470588 * 10¹² Hz

    highest resulting clock speed = 1.17647059 * 10¹⁰ Hz

    highest resulting clock speed = 1.177 * 10¹⁰ Hz

    To Ghz; we have:

    highest resulting clock speed = (1.177 * 10¹⁰/10⁹) GHz

    highest resulting clock speed = 11.77 Ghz

    2.

    Using the same formula from above;

    highest resulting clock speed = 1/max (65ps, 55ps, 70 ps) + 20ps)

    highest resulting clock speed = 1 / (70 + 20) ps

    highest resulting clock speed = 1/90 ps

    highest resulting clock speed = 0.01111111111 * 10¹² Hz

    highest resulting clock speed = 1.111111111 * 10¹⁰ Hz

    highest resulting clock speed = 1.111 * 10¹⁰ Hz

    To Ghz; we have:

    highest resulting clock speed = (1.111 * 10¹⁰/10⁹) GHz

    highest resulting clock speed = 11.11 Ghz
Know the Answer?
Not Sure About the Answer?
Find an answer to your question ✅ “We have a combinatorial logic function that can be decomposed into three steps each with the indicated delay with a resulting clock speed ...” in 📘 Computers and Technology if you're in doubt about the correctness of the answers or there's no answer, then try to use the smart search and find answers to the similar questions.
Search for Other Answers